1. 1. [K. R. Gavali and P. Kadam, "VLSI design of high speed Vedic Multiplier for FPGA implementation," 2016 IEEE International Conference on Engineering and Technology (ICETECH), Coimbatore, 2016, pp. 936-939.
   2. S. Sabeetha, J. Ajayan, S. Shriram, K. Vivek and V. Rajesh, "A study of performance comparison of digital multipliers using 22nm strained silicon technology," 2015 2nd International Conference on Electronics and Communication Systems (ICECS), Coimbatore, 2015, pp. 180-184.
   3.  R. Sharma, M. Kaur and G. Singh, "Design and FPGA implementation of optimized 32-bit Vedic multiplier and square architectures," 2015 International Conference on Industrial Instrumentation and Control (ICIC), Pune, 2015, pp. 960-964.
   4. V. Kunchigi, L. Kulkarni and S. Kulkarni, "Low Power Square and Cube Architectures Using Vedic Sutras," 2014 Fifth International Conference on Signal and Image Processing, Jeju Island, 2014, pp. 354-358.