[1] M. Elgamel, A. M. Shams, and M. A. Bayoumi, ―A comparative analysis for low power motion estimation VLSI architectures,‖ in Proc. IEEE Workshop Signal Process. Syst. (SiPS), Oct. 2000, pp. 149–158.

[2] F. Dufaux and F. Moscheni, ―Motion estimation techniques for digital TV: A review and a new contribution,‖ Proc. IEEE, vol. 83, no. 6, pp. 858–876, Jun. 1995.

[3] I. S. Chong and A. Ortega, ―Dynamic voltage scaling algorithms for power constrained motion estimation,‖ in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 2. Apr. 2007, pp. II-101–II-104.

[4] I. S. Chong and A. Ortega, ―Power efficient motion estimation using multiple imprecise metric computations,‖ in Proc. IEEE Int. Conf. Multimedia Expo, Jul. 2007, pp. 2046–2049.

[5] D. Mohapatra, G. Karakonstantis, and K. Roy, ―Significance driven computation: A voltage-scalable, variation-aware, quality-tuning motion estimator,‖ in Proc. 14th ACM/IEEE Int. Symp. Low Power Electron. Design (ISLPED), 2009, pp. 195–200.

[6] J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, ―Probabilistic arithmetic and energy efficient embedded signal processing,‖ in Proc. Int. Conf. Compil., Archit., Synth. Embedded Syst. (CASES), 2006, pp. 158–168.

[7] D. Shin and S. K. Gupta, ―A re-design technique for datapath modules in error tolerant applications,‖ in Proc. 17th Asian Test Symp. (ATS), 2008, pp. 431–437.17th Asian Test Symp. (ATS), 2008, pp. 431–437.

[8] S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, ―SALSA: Systematic logic synthesis of approximate circuits,‖ in Proc. 49th Annu. Design Autom. Conf. (DAC), Jun. 2012, pp. 796–801.

[9] V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, ―IMPACT: IMPrecise adders for low-power approximate computing,‖ in Proc. 17th IEEE/ACM Int. Symp. Low-Power Electron. Design (ISLPED), Aug. 2011, pp. 409–414.

[10] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, ―Lowpower digital signal processing using approximate adders,‖ IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp. 124–137, Jan. 2013.

[11] V. G. Moshnyaga, K. Inoue, and M. Fukagawa, ―Reducing energy consumption of video memory by bit-width compression,‖ in Proc. Int. Symp. Low Power Electron. Design (ISLPED), 2002, pp. 142–147.

[12] Z. He and M. L. Liou, ―Reducing hardware complexity of motion estimation algorithms using truncated pixels,‖ in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), vol. 4. Jun. 1997, pp. 2809–2812.

[13] Z.-L. He, C.-Y. Tsui, K.-K. Chan, and M. L. Liou, ―Low-power VLSI design for motion estimation using adaptive pixel truncation,‖ IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 5, pp. 669–678, Aug. 2000.

[14] A. Raha, H. Jayakumar, and V. Raghunathan, ―A power efficient video encoder using reconfigurable approximate arithmetic units,‖ in Proc. 27th Int. Conf. VLSI Design, 13th Int. Conf. Embedded Syst., Jan. 2014, pp. 324– 329.

[15] P. M. Kuhn, Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, 1st ed. Norwell, MA, USA: Kluwer, 1999.

[16] K. Seshadrinathan, R. Soundararajan, A. C. Bovik, and L. K. Cormack, ―Study of subjective and objective quality assessment of video,‖ IEEE Trans. Image Process., vol. 19, no. 6, pp. 1427–1441, Jun. 2010.

[17] S. Winkler, ―Video quality measurement standards—Current status and trends,‖ in Proc. 7th Int. Conf. Inf., Commun., Signal Process. (ICICS), Dec. 2009, pp. 1–5.