1. 1. Abhiram.L. S, Gowrav.L, Punith Kumar.H.L, Sriroop.B.K, Manjunath C Lakkannavar, “FPGA Implementation of Dual Key based AES encryption with Key based S-BOX generation”,
   2.  Adham Hadi Saleh, “Design of Hamming Encoder and Decoder Circuits for (64,7) Code and (128,8) Code using VHDL”,Journal of Scientific and Engineering Research,2015.
   3. “Advanced Encryption Standard, Federal Information Processing Standards 197”, National Institute of Standards and Technology, November 2001.
   4. Amandeep Kamboj, R. K Bansal, “High Speed Parallel Concurrent Error Detection Scheme for Robust AES Hardware”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, October 2013.
   5.  Kaijie Wu,Ramesh Karri, “Low Cost Concurrent Error Detection for the Advanced Encryption Standard”, International Journal of Standards and Techniques, May 2010