[1] J. G. Proakis and D. G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications. Upper Saddle River, NJ, USA, Prentice-Hall, 1996

[2] B. K. Mohanty and P. K. Meher, ―A HighPerformance FIR Filter Architecture for Fixed and Reconfigurable Applications‖ IEEE Tran on VLSI,Feb 2015.

[3] S. A. White, ―Applications of distributed arithmetic to digital signal processing: A tutorial review,‖ IEEE ASSP Mag., vol. 6, no. 3, pp. 4– 19, Jul. 1989

[4] P. K. Meher, ―Hardware-efficient systolization of DA-based calculation of finite digital convolution,‖ IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 707–711, Aug. 2006.

[5] P. K. Meher, S. Chandrasekaran, and A. Amira, ―FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic,‖ IEEE Trans. Signal Process., vol. 56, no. 7, pp. 3009– 3017, Jul. 2008.

[6] M. Kumm, K. Moller, and P. Zipf, ―Dynamically reconfigurable FIR filter architectures with fast reconfiguration,‖ in Proc. 8th Int. Workshop ReCoSoC, Jul, 2013, pp.1-8.

[7] T. Hentschel, M. Henker, and G. Fettweis, ―The digital front-end of software radio terminals,‖ IEEE Pers. Commun. Mag., vol. 6, no. 4, pp. 40–46, Aug. 1999.

[8] S. Y. Park and P. K. Meher ―Efficient FPGA Realizations of a DA-Based Reconfigurable FIR Digital Filter‖ IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 61, NO. 7, JULY 2014