Open Access Journal

ISSN : 2394 - 6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

ISSN : 2394-6849 (Online)

Reference :

    1. Tarek Amr “Survey on Time-Series Data Classification”
    2. Kumar Vasimalla, Dept of Computer Science, Central University of Kerala “Survey on Time Series Data Mining”
    3. Penugonda Ravikumar, Dept of Computer Science, RGUKT, “Weighted Feature-based Classification of Time Series Data”
    4. Penugonda Ravikumar, Dept of CSA, IISC , “Fuzzy Classification of Time Series Data”
    5. Penugonda Ravikumar, Dept of Computer Science, RGUKT, “Fast Classification of Time Series Data”

    1. P. Corsonello, S. Perri and G. Cororullo, "Areatime-power tradeoff in cellular arrays VLSI implementations," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 5, pp. 614- 624, Oct. 2000. doi: 10.1109/92.894167
    2. A. Nayak, M. Haldar, P. Banerjee, Chunhong Chen and M. Sarrafzadeh, "Power optimization of delay constrained circuits," Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541), Arlington, VA, 2000, pp. 305-309. doi: 10.1109/ASIC.2000.880754
    3. Mayank Chakraverty, Harisankar PS and Vaibhav Ruparelia,” Low Power Design Practices for Power Optimization at the Logic and Architecture Levels for VLSI System Design”, IEEE conference publications,International conference on energy efficient technologies for sustainability,2016.
    4. T. Enomoto, S. Nagayama and N. Kobayashi, "Low-Power High-Speed 180-nm CMOS Clock Drivers," 2007 Asia and South Pacific Design Automation Conference, Yokohama, 2007, pp. 126-127. doi: 10.1109/ASPDAC.2007.357973
    5. Kai-Shuang Chang, Chia-Chien Weng and ShiYu Huang, "Accurate RTL power estimation for a security processor," Conference, Emerging Information Technology 2005, pp. 3 pp.-.doi: 10.1109/EITC.2005.1544353.
    6. J. Srinivas, M. Rao, S. Jairam, H. Udayakumar and J. Rao, "Clock gating effectiveness metrics: Applications to power optimization," 2009 10th International Symposium on Quality Electronic Design, San Jose, CA, 2009, pp. 482-487. doi: 10.1109/ISQED.2009.4810342
    7. T. Na, J. H. Ko and S. Mukhopadhyay, "Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation," Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, Switzerland, 2017, pp. 1504- 1509
    8. I. Han, J. Kim, J. Yi and Y. Shin, "Register grouping for synthesis of clock gating logic," 2016 International Conference on IC Design and Technology (ICICDT), Ho Chi Minh City, 2016, pp. 1-4. doi: 10.1109/ICICDT.2016.7542070

Recent Article