1. 1. Edwin NC Mui, "Practical Implementation of Rijndael SBox Using combinational Logic", Custom R&D Engineer Texco Enterprise
   2. Xinmiao Zhang and Keshab K. Parhi, “High-Speed VLSI Architectures for the AES Algorithm.”, IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Vol.12, No. 9, September 2004.
   3. P.V.S.ShastI, Anuja Agnihotri, Divya Kachhwaha, Jayasmita Singh and Dr.M.S.Sutaone, “A Combinational Logic implementation of S-box of AES”, 54th International Midwest Symposium on Circuit and Systems, 2011
   4. Bhoopal Rao Gangadari and Shaik Rafi Ahamed, “FPGA Implementation of Compact S-Box for AES algorithm using Composite field arithmetic”.
   5. Vincent Rijmen, “Efficient Implementation of the Rijndael S-Box.”, Katholieke Universities Leuven, Dept. ESAT. Belgium.
   6. Akashi Satoh, Sumio Morioka, Kohji Takano and Seiji Munetoh, “A Compact Rijndael Hardware Architecture with S-Box Optimization.” Springer-Verilog Berlin Heidelberg, 2001.
   7. S.SrideviSathya Priya, N.M.SivaMangai “Multiplexer based High Throughput S-box for AES Application” Karunya University, ICECS 2015
   8. “Advanced Encryption Standard (AES)” Federal Information Processing Standards Publication 197, 26th November 2001.