Open Access Journal

ISSN : 2394-6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

ISSN : 2394-6849 (Online)

Design of 1st Order Switched Capacitor Sigma Delta Modulator for CDMA Using Voltage Divider Biasing of OTA

Author : Yogita Gajare 1 Arti Khaparde 2

Date of Publication :16th September 2021

Abstract: Wireless terminals with higher capacity and data rates, indicating a new advancement in wireless transceivers. Sigma delta ADC is one of the most used devices in these wireless services. In this work, sample design of 1st order switched capacitor sigma delta modulator is highlighted for CDMA (Code Division Multiple Access). This paper introduces a modified OTA (Operational Transconductance Amplifier) design technique for balancing GBW (unity Gain Bandwidth) and Stability in switched capacitor sigma delta modulators for high frequency applications. For high frequency applications, adjusting the degree of stability with other parameters like as GBW, Slew Rate, and so on is a difficult process. As a result, instead of using separate biasing scheme in the existing method, a voltage divider scheme is used to bias miller series transistors, tail transistors of differential amplifiers, and transistors of output source stage amplifiers all at the same time. In addition, behavioral modelling of a 1st order switched capacitor sigma delta modulator is performed to design OTA for all non-idealities. The effectiveness of the suggested OTA is confirmed by simulation results of a 1st order switched capacitor sigma delta modulator in Cadence Virtuoso utilizing AMS 180nm CMOS technology

Reference :

    1. M.P. Sarma, N. Kalita, N.E. Mastorakis, “Design of a Low Power Miller Compensated Two Stage OPAMP Using 45nm Technology For High Data Rate Communication”, IEEE 4th international Conference on Signal processing and integrated networks,2017.
    2. T.Nurger,Q.Huang, “A 13.5-mW 185-Msampe/s ΔΣ Modulator for UMTS/GSM Dual-Standard IF Reception”, IEEE journal of solid state circuits, vol.36,No.12,Dec.2001.
    3. B.Jose,J.Mathew,P.Mythili, “A Multimode Sigma Delta ADC for GSM/CDMA/WLAN Applications”, IEEE Journal of signal processing systems ,vol.62,No. 2,pp.117-130, Feb.2011.
    4. M.M.Ahmadi, “A new Modeling and Optimization of gain-Boosted Cascode Amplifier for High-Speed and Low –Voltage Applications”,IEEE transaction on circuits and systems,Vol.53, No.3,Mar.2006
    5. J. Mahattanakul, J. Chutichatuporn, “Design Procedure for Two Stage CMOS OPAM with Flexible Noise-Power Balancing Scheme”,IEEE transaction on Circuits and Systems ,Vol.52,No.8,Aug.2005
    6. P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato and A. Baschirotto, “Behavioral Modeling of Switched- Capacitor Sigma-Delta Modulators”, IEEE Transactions on Circuits and Systems-Fundamental theory and Applications, Vol.50, No.3, Mar. 2003.
    7. R.Jacob Baker, CMOS Circuit design, layout and simulation, third Edition, Wiley Publication,2010.
    8. Marcio Cherem Schneider and Carlos GalupMontoro, CMOS Analog Design Using All-Region MOSFET modeling, Cambridge University press, 2010.
    9. B.Razavi, Design of Analog CMOS Integrated Circuits, Tata McGraw-Hill, Fourteenth Edition, 2008.
    10. P.E.Allen and D.R.Holberg, CMOS Analog Circuit Design , Oxford University Press, 2011

Recent Article


DOI : 10.36647/ijerece/0000