[1] Jindal K., Renu, Pandey V.K. (2013) „Design of conditional data mapping flip flop for low power application‟ International Journal of Science and Modern Engineering (IJISME) ISSN: 2319-6386, Vol. 1, No. 5, pp. 72-75.

[2] Mahmoodi H., Tirumalashetty V., Cooke M., and Roy K. (2009) „Ultra low power clocking scheme using energy recovery and Clock gating‟ IEEE Transactions on Very Large Scale Integration Systems, Vol. 17, No. 1, pp. 33- 44.

[3] Nikolic B., Oklobdzija V.G., Stojanovic V., Jia W., Chiu J.K., and Leung M.M. (2000) „Improved senseamplifier-based flip-flop: design measurements‟ IEEE Journal of Solid-State Circuits, Vol. 35, No. 6, pp. 876- 884.

[4] Shyu Y., Lin Y.M., Huang C.P., Lin C., Lin Y., and Chang Y. (2013) „Effective and Efficient approach for power reduction by using multi-bit flip flops‟ IEEE Transactions On Very Large Scale Integration Systems, Vol. 21, No. 4, pp. 624-635.

[5] Stojanovic V. and Oklobdzija V.G. (1999) „Comparative analysis of Master-Slave latches and flip flops for high-performance and low-power systems‟ IEEE Journal of Solid-State Circuits, Vol. 34, No. 4, pp. 536-548.

[6] Wimer S. and Koren I. (2014) „Design flow for flipflop grouping in data-driven clock gating‟ IEEE Transactions On Very Large Scale Integration Systems, Vol. 22, No. 4, pp.771-778.