[1]. T. Ozawa circuit design of pll frequency synthesizer, 1994 :sougoudenshi press.

[2]. Y tarusawa , s. Saito and h. Suzuki "improvement of frequency switching speed in resettable-loop pll synthesizer", ieice fall conference, vol. B-1-236, 1988

[3]. M. Hagiwara practical phase locked loop frequency synthesizer, 1995 :sougoudenshi press.

[4]. L.kyoohyun, et.al., a low-noise phase-lock loop design by loop bandwidth optimization, ieee, journal of solid-state circuits, 2000, 35 :807-815

[5] q.huang and r.rogenmoser, speed optimization ofedge- triggered cmos circuits for ggahertz single phase clocks.ieee, journal of solid-state circuits, 1996, 31