Open Access Journal
ISSN : 2394 - 6849 (Online)
International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)
Open Access Journal
International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)
ISSN : 2394-6849 (Online)
Reference :
[1] .A.H., Horace.G.J. and Resve.A.S., “Analysis and Design of Digital Integrated Circuits – in deep submicro technology,” The TATA McGraw-Hill, 2005, pp. 228-255.
[2] David.B, Vivek.T, Margaret.M, “Wattch: A Framework for Architectural-Level Power Analysis and Optimizations,” Proc. of the 27th Int’l Symp.on Computer Architecture 2000IEEE, 2000, pp.83- 94.
[3] David.E.D, Vijaykrishnan.N, and Irwin.M.J, “A Clock Power Model to Evaluate Impact of Architectural and Technology Optimizations,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol.10, No.6, 2002, pp.844-855.
[4] De.V.Borkar.S,“Technology and design challenges for low power and high performance micro processors”, Proc. of 1999 Int ’l Symp. on Low Power Electronics and Design, 1999, pp. 163-168.
[5] Derek Curd, “Power Consumption in 65 nm FPGAs,” WP246, v1.2 , 2007, pp. 1-12.
[6] Divya.A, Srivaths.R, Anand.R, and Niraj.K.J., “Hardware – Assisted Run - Time Monitoring for secure Program Execution on Embedded processors,” Proc. IEEE, Vol.14, No.12, 2006, pp. 1295 – 1307
[7] Donno.M, Ivaldi.A, Benini.L,andMacii.E, “Clock-Tree Power Optimization based on RTL Clock-Gating,” Proc. Of Design Automation Conf. (DAC 2003), 2003, pp.622-627.
[8] Eby.G. and Frihan, “Clock Distribution Design in VLSI Circuits - an Overview,” Proc. of 1993 IEEE Int’l Symp. on Circuits and Systems, 1993, pp. 1475-1478.
[9] Edwin de.A, Earl.E, and Swartzlander.Jr., “Survey of Low Power Techniques for VLSI Design,” Proc. of Silicon Conf. on Innovative Systems IEEE, 1996, pp. 159 – 169.
[10] Emil.T and Diana.M, “Toward a Multiple Clock/Voltage Island Design Style for PowerAware Processors,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol.13, No 5, 2005, pp. 591-603.
[11] English.T, Man.K.L, Popovici.E.S., “HotSpot : Visualizing Dynamic Power Consumption in RTL Designs,” Proc. of 2008 East West Design and Test Symposium (EWDTS), 2008, pp.45-48.
[12]Farid N.N., “A Survey of Power Estimation Techniques in VLSI Circuits,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol.2, No.4, 1994, pp. 446-454