[1] Sergio Saponara,Senior Member, IEEE,Esa Petri,Member, IEEE,Luca Fanucci,Senior Member, IEEE, and Marcello Coppola, Member, IEEE,”Design of an NoC Interface Macrocell With Hardware Support Of Advanced Networking Functionalities”,IEEE Trans.on computers,vol.63, no.3,march 2014

[2] S. Saponara, L. Fanucci, and M. Coppola,”Design and coverage-driven verification of a novel networkinterface IP macrocell for network-on chip interconnects”, Microprocessors and Microsystems, vol. 35, no. 6,pp. 579 592, 2011.

[3] M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H.Tenhunen, ”A High-Performance Network Interface Architecture for NoCs Using Reorder Buffer Sharing”,Proc. 18th Euromicro Intl Parallel, Distributed and Network-Based Processing (PDP) Conf.,pp. 546- 550, 2010.

[4] B. Attia, W. Chouchene, A. Zitouni, A. Nourdin, and R. Tourki, ”Design and implementation of low latency network interface for network on chip”,in Proc. 5th Int. Design and Test Workshop (IDT), pp. 37 42,2010.

[5] H. Kariniemi and J. Nurmi, “NoC Interface for faulttolerant Message- Passing communication on Multiprocessor SoC platform,” in Proc. NORCHIP, 2009, pp. 1–6.

[6] X. Yang, Z. Qing-li, F. Fang fa and L. Cheng, ”NISAR: An AXI Compliant On chip NI Architecture Offering Transaction Reordering Processing”,Proc. Seventh Intl Conf. ASIC (ASICON 07), pp. 890-893, 2007