[1] Zhen Gao, Pedro Reviriego, Wen Pan, Zhan Xu, Ming Zhao, Jing Wang,“Fault Tolerant Parallel Filters Based on Error Correction Codes”, IEEE Transactions On VLSI SYSTEMS, Vol.23,No.2, February 2015.

[2] M. Nicolaidis, “Design for soft error mitigation,” IEEE Trans. DeviceMater. Rel., vol. 5, no. 3, pp. 405–418, Sep. 2005.

[3] R. Hentschke, F. Marques, F. Lima, L. Carro, A. Susin, R. Reis “Analyzing Area and Performance Penalty of Protecting Different Digital Modules with Hamming Code and Triple Modular Redundancy”, Proceedings of the 15 th Symposium on Integrated Circuits and Systems Design 2012.

[4] B. Shim and N. Shanbhag, “Energy-efficient soft errortolerant digital signal processing,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,vol. 14, no. 4, pp. 336–348, Apr. 2006.

[5]T. Hitana and A. K. Deb, “Bridging concurrent and nonconcurrent error detection in FIR filters,” in Proc. Norchip Conf., 2004,pp. 75–78 

[6] Y.-H. Huang, “High-efficiency soft-error-tolerant digital signal processing using fine-grain subword-detection processing,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 2, pp. 291–304,Feb. 2010.

[7] S. Pontarelli, G. C. Cardarilli, M. Re, and A. Salsano, “Totally fault tolerant RNS based FIR filters,” in Proc. IEEE IOLTS, Jul. 2008,pp. 192–194.

[8] Z. Gao, W. Yang, X. Chen, M. Zhao, and J. Wang, “Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design,” in Proc. IEEE IOLTS, Jun. 2012, pp. 130–133.

[9] P. Reviriego, C. J. Bleakley, and J. A. Maestro, “Strutural DMR:A technique for implementation of soft-error-tolerant FIR filters,”IEEE Trans. Circuits Syst., Exp. Briefs, vol. 58, no. 8, pp. 512–516,Aug. 2011.