Author : K.Sinduja 1
Date of Publication :7th April 2016
Abstract: To make addition operations additional economical parallel prefix addition may be a higher technique. during this paper 64-bitparallel prefix addition has been enforced with the assistance of cells like black cell and gray cell operations for carry generation and propagation. This method offers high speed computations with high fan-out and makes carry operations easier. ISE Design suit 14.5 tool has been used for the simulation of projected 512-bit adder. The comparison are often created with the help numerous vary of inputs conjointly. The projected parallel prefix adder has made high speed computation and also efficient in terms of range of transistors and their topology and range of nodes.
Reference :
-
[1] Pakkiraiah. Chakali, madhu Kumar. Patnala “Design of high speed Ladner - Fischer based carry select adder” IJSCE march 2013
[2] Haridimos T.Vergos, Member, IEEE and Giorgos Dimitrakopoulos, Member, IEEE,” On modulo 2n+1 adder design” IEEE Trans on computers, vol.61, no.2, Feb 2012
[3] B. Ramkumar, Harish M Kittur, “Low –Power and AreaEfficient Carry Select Adder”, IEEE transaction on very large scale integration (VLSI) systems, Feb 2012.
[4] P.Ramanathan' P.T.Vanathi' "Novel Power Delay Optimized 32-bit Parallel Prefix Adder for High Speed Computing"' International Journal of Recent Trends in Engineering' Vol 2' No. 6' November 2009.
[5] Vikramkumar Pudi and K. Sridharan, “Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata,”IEEE Trans.,Very Large Scale Integr.(VLSI) Syst.,Vol. 19, no. 9, Sep. 2011.
[6] D. H. K. Hoe, C. Martinez, and J. Vundavalli, “Design and Characterization of Parallel Prefix Adders using FPGAs, ”IEEE 43rd Southeastern Symposium on System Theory, pp. 170-174, March 2011.