Author : Jeyakumar R 1
Date of Publication :7th July 2016
Abstract: the phenomena of scaling down the device results into certain hazards in the processor However it can have an adverse impact on the various performance parameters of the processor as area, power and timing. However in order to overcome the enlisted shortcomings the design of Microprocessor without Interlocked Pipeline Stages (MIPS) architecture is preferred. The Microprocessor without Interlocked Pipeline Stages is a RISC processor. The architecture discussed is implemented using Verilog HDL. Further ASIC flow is performed using 32nm technology. However low power realization is achieved by using multiple voltage (Multi-VDD) technique where by the critical path in the design is analyzed and the voltage of that respective path is increased there by achieving a good speed up.
Reference :
-
[1] P.V.S.R Bharadwaja, KRavi Teja, M. Naresh Babu, K. Neelima, “Advanced low power RISC processor design using MIPS instruction set”, 2nd International Conference on Electronics & Communication Systems, pp.161-167, Feb 2015.
[2] S. P. Ritpurkar, M. N. Thakare, G. D. Korde, “Synthesis and Simulation of a 32Bit MIPS RISC Processor using VHDL”, International Conference on Advances in Engineering and Technology Research (ICAETR), 2014.
[3] Mohit N. Topiwala , N. Saraswathi,” Implementation of a 32-bit MIPS based RISC processor using Cadence, International Conference on Advanced Communication Control and Computing Technologies (ICACCCT)”, 2014.
[4] Mazen Bahaidarah, Hesham Al-Obaisi ,Tariq Al-Sharif , Mosab Al-Zahrani, “A novel technique for run-time loading for MIPS soft-core processor”, Electronics, Communications and Photonics Conference (SIECPC), 2013.
[5] Shuai Wang, Yang Li, Junbao Liu, Jun Han , “A security processor based on MIPS 4KE architecture, IEEE 9th International Conference on ASIC (ASICON)”, 2011.
[6] Xizhi Li, Tiecai Li, “ECOMIPS: an economic MIPS CPU design on FPGA”, 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, 2004.Proceedings, 2004.
[7] B. Zivkov, B. Ferguson , M. Gupta, “R4200: a highperformance MIPS microprocessor for portables”, Compcon Spring '94, Digest of Papers,1994.