1. HURST, S.L: “Multiple-Valued Logic- Its status and its future”, IEEE Trans.,1984, c-33,(10),pp.1160-1179.

2 .Ms.Nilmani P.wanjari, Ms.Shweta P.Hajare “VLSI Design and Implementation of Ternary Logic Gates and Ternary SRAM Cell”,IJECSE.

3. R. Mariani, F. Pessolano, R. Saletti “A New CMOS Ternary Logic Design for Low-power Low-voltage Circuits”

4. A.P.Dhande, sathish s.Narkhede, shridar s.Dudam“VLSI Implementation of Ternary Gates using tanner tool”. 2014. Khushdeep kaur, Preetisingh, Gaimajoshi “Analysis of ternary multiplier using Booth encoding technique” 2015