International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Volume4,March 2017,

Topic : A New Parallel VLSI Architecture for Real-time Electrical Capacitance Tomography

Authors:G.Dillirani || A.Meghana

Abstract:This paper presents a fixed-point reconfigurable parallel VLSI hardware architecture for real-time Electrical Capacitance Tomography (ECT). It is modular and consists of a front-end module which performs precise capacitance measurements in a time multiplexed manner using Capacitance to Digital Converter (CDC) technique. Another FPGA module performs the inverse steps of the tomography algorithm. A dual port built-in memory banks store the sensitivity matrix, the actual value of the capacitances, and the actual image. A two dimensional (2D) core multi- processing elements (PE) engine intercommunicates with these memory banks via parallel buses. A Hardware-software codesign methodology was conducted using commercially available tools in order to concurrently tune the algorithms and hardware parameters. Hence, the hardware was designed down to the bit-level in order to reduce both the hardware cost and power consumption, while satisfying real-time constraint. Quantization errors were assessed against the image quality and bit-level simulations demonstrate the correctness of the design. Further simulations indicate that the proposed architecture achieves a speed-up of up to three orders of magnitude over the software version when the reconstruction algorithm runs on 2.53 GHZ-based Pentium processor or DSP Ti’s Delphino TMS320F32837 processor. More specifically, a throughput of 17.241 Kframes/sec for both the Linear-Back Projection (LBP) and modified Landweber algorithms and 8.475 Kframes/sec for the Landweber algorithm with 200 iterations could be achieved. This performance was achieved using an array of [2×2] × [2×2] processing units. This satisfies the real-time constraint of many industrial applications. To the best of the authors’ knowledge, this is the first embedded system which explores the intrinsic parallelism which is available in modern FPGA for ECT tomography.

Keywords: ECT, FPGA, matrix multiplication decomposition.

Download Paper


DOI: 01.1617/vol4/iss3/pid43876


Related Articles

Performance Comparison of Two-Step Dynamic RSAApproachesin Elastic Optical Networks

Authors: Sridhar Iyer || Shree Prakash Singh

Doi : 01.1617/vol4/iss4/pid51832

Volume4 ,April 2017.

Digital Down Converter design to process bit frequency in Ground Penetrating Radar to measure soli profile

Authors: Poonam Prabhakar Dive || Rama Rao, Shraddha Panbude, Anil Kulkarni, Ajay Khandare

Doi : 01.1617/vol4/iss11/pid96485

Volume4 ,November 2017.

Inset Fed Microstrip Patch Antenna for X-Band Applications

Authors: Pradeep H S ||

Doi : 01.1617/vol5/iss7/pid20185

Volume5 ,July 2017.



Editor-in-Chief

Editor Image

Dr.Zhongfu Tan
National Professor,
North China Electric Power University,
CHINA


View more

IMPACT FACTOR: 3.689

ISSN(Online): 2394-6849

Google Scholar Profile

Thomson Reuters ID : q-6288-2016.
ORCiD Research ID : 0000-0001-9540-6799

All Issues


DOWNLOAD

Copy-Right Form Paper Template

ACCEPTANCE RATIO

ACCEPTANCE RATIO: 29.74%
ARTICLES PUBLISHED:0489
PAPER RECEIVED:01630
Journal Code : IJERECE
Electronic ISSN : 2394-6849
Impact Factor : 3.689
Frequency : monthly
Contact : info@ijerece.com

IFERP OTHER JOURNALS


Subscribe

           Email:

SOCIAL MEDIA