Author : Anushmita Pathak 1
Date of Publication :10th May 2017
Abstract: The data transmitted over the network are vulnerable to electronic eavesdropping. The message transmitted over channels are not similar to the original message since it can be intercepted by some intruder. Encryption is the method to convert the data into secret code and it is viewed as the best approach to guarantee information security. AES is one such encrypting method with the main goal is to achieve secure communication. But its drawback is vulnerability to errors. The cipher text get corrupted once the errors are introduced into the encrypted data, thus resulting in incorrect decrypted data. This paper proposes a method to detect and correct single and correct multiple errors in the data encrypted using AES encryption process.
Reference :
-
- Abhiram.L. S, Gowrav.L, Punith Kumar.H.L, Sriroop.B.K, Manjunath C Lakkannavar, “FPGA Implementation of Dual Key based AES encryption with Key based S-BOX generation”,
- Adham Hadi Saleh, “Design of Hamming Encoder and Decoder Circuits for (64,7) Code and (128,8) Code using VHDL”,Journal of Scientific and Engineering Research,2015.
- “Advanced Encryption Standard, Federal Information Processing Standards 197”, National Institute of Standards and Technology, November 2001.
- Amandeep Kamboj, R. K Bansal, “High Speed Parallel Concurrent Error Detection Scheme for Robust AES Hardware”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, October 2013.
- Kaijie Wu,Ramesh Karri, “Low Cost Concurrent Error Detection for the Advanced Encryption Standard”, International Journal of Standards and Techniques, May 2010