Open Access Journal

ISSN : 2394 - 6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering
Call For Paper : Vol 11, Issue 03, March 2024

ISSN : 2394-6849 (Online)

Call for Paper

Vol 11, Issue 03, March 2024

Indexing

Implementation of Dynamically reconfigurable Arithmetic unit for Video Encoding

Author : Mahesh Kumar N 1 Vijay Kumar S Patil 2 Sadyojatha K M 3

PDF

Date of Publication :18th May 2017

Abstract: The field of approximate computing has received significant attention from the research community in the past few years, especially in the context of various signal processing applications. Image and video compression algorithms, such as JPEG, MPEG, and so on, are particularly attractive candidates for approximate computing, since they are tolerant of computing imprecision due to human imperceptibility, which can be exploited to realize highly power-efficient implementations of these algorithms. However, existing approximate architectures typically fix the level of hardware approximation statically and are not adaptive to input data. For example, if a fixed approximate hardware configuration is used for an MPEG encoder (i.e., a fixed level of approximation), the output quality varies greatly for different input videos. This paper addresses this issue by proposing a reconfigurable approximate architecture for MPEG encoders that optimizes power consumption with the goal of maintaining a particular Peak Signal-to-Noise Ratio (PSNR) threshold for any video. Toward this end, we design reconfigurable adder/subtractor blocks (RABs), which have the ability to modulate their degree of approximation, and subsequently integrate these blocks in the motion estimation and discrete cosine transform modules of the MPEG encoder. We propose two heuristics for automatically tuning the approximation degree of the RABs in these two modules during runtime based on the characteristics of each individual video. Experimental results show that our approach of dynamically adjusting the degree of hardware approximation based on the input video respects the given quality bound (PSNR degradation of 1%–10%) across different videos while achieving a power saving up to 38% over a conventional non approximated MPEG encoder architecture. Note that although the proposed reconfigurable approximate architecture is presented for the specific case of an MPEG encoder, it can be easily extended to other DSP applications. Index Terms—Approximate circuits, approximate computing, low power design, quality configurable

Reference :

    1.  M. Elgamel, A. M. Shams, and M. A. Bayoumi, ―A comparative analysis for low power motion estimation VLSI architectures,‖ in Proc. IEEE Workshop Signal Process. Syst. (SiPS), Oct. 2000, pp. 149–158.
    2.  F. Dufaux and F. Moscheni, ―Motion estimation techniques for digital TV: A review and a new contribution,‖ Proc. IEEE, vol. 83, no. 6, pp. 858– 876, Jun. 1995.
    3.  I. S. Chong and A. Ortega, ―Dynamic voltage scaling algorithms for power constrained motion estimation,‖ in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 2. Apr. 2007, pp. II-101–II-104.
    4. I. S. Chong and A. Ortega, ―Power efficient motion estimation using multiple imprecise metric computations,‖ in Proc. IEEE Int. Conf. Multimedia Expo, Jul. 2007, pp. 2046–2049
    5. D. Mohapatra, G. Karakonstantis, and K. Roy, ―Significance driven computation: A voltagescalable, variation-aware, quality-tuning motion estimator,‖ in Proc. 14th ACM/IEEE Int. Symp. Low Power Electron. Design (ISLPED), 2009, pp. 195–200
    6. J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, ―Probabilistic arithmetic and energy efficient embedded signal processing,‖ in Proc. Int. Conf. Compil., Archit., Synth. Embedded Syst. (CASES), 2006, pp. 158–168.
    7.  D. Shin and S. K. Gupta, ―A re-design technique for datapath modules in error tolerant applications,‖ in Proc. 17th Asian Test Symp. (ATS), 2008, pp. 431– 437.
    8. S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, ―SALSA: Systematic logic synthesis of approximate circuits,‖ in Proc. 49th Annu. Design Autom. Conf. (DAC), Jun. 2012, pp. 796–801.
    9. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, ―IMPACT: IMPrecise adders for low-power approximate computing,‖ in Proc. 17th IEEE/ACM Int. Symp. Low-Power Electron. Design (ISLPED), Aug. 2011, pp. 409– 414.
    10. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, ―Lowpower digital signal processing using approximate adders,‖ IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp. 124– 137, Jan. 2013.
    11. V. G. Moshnyaga, K. Inoue, and M. Fukagawa, ―Reducing energy consumption of video memory by bit-width compression,‖ in Proc. Int. Symp. Low Power Electron. Design (ISLPED), 2002, pp. 142– 147.
    12. Z. He and M. L. Liou, ―Reducing hardware complexity of motion estimation algorithms using truncated pixels,‖ in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), vol. 4. Jun. 1997, pp. 2809–2812.
    13. Z.-L. He, C.-Y. Tsui, K.-K. Chan, and M. L. Liou, ―Low-power VLSI design for motion estimation using adaptive pixel truncation,‖ IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 5, pp. 669–678, Aug. 2000.
    14. P. M. Kuhn, Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, 1st ed. Norwell, MA, USA: Kluwer, 1999.
    15. K. Seshadrinathan, R. Soundararajan, A. C. Bovik, and L. K. Cormack, ―Study of subjective and objective quality assessment of video,‖ IEEE Trans. Image Process., vol. 19, no. 6, pp. 1427–1441, Jun. 2010.
    16. S. Winkler, ―Video quality measurement standards—Current status and trends,‖ in Proc. 7th Int. Conf. Inf., Commun., Signal Process. (ICICS), Dec. 2009, pp. 1–5..

Recent Article