Open Access Journal

ISSN : 2394-6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

ISSN : 2394-6849 (Online)

A Novel Implementation of secure VLSI logic design

Author : Kusuma B T 1 A.R.Priyarenjini 2

Date of Publication :17th August 2017

Abstract: Crypto circuits can be attacked by third parties using differential power analysis (DPA), which uses power consumption dependence on data being processed to reveal critical information. To protect security devices against this issue, differential logic styles with (almost) constant power dissipation are widely used. However, to use such circuits effectively for secure applications it is necessary to eliminate any energy-secure flaw in security in the shape of memory effects that could leak information. This paper proposes a design methodology to improve pull-down logic configuration for secure differential gates by redistributing the charge stored in internal nodes and thus, removing memory effects that represent a significant threat to security. To evaluate the methodology, it was applied to the design of AND/NAND and XOR/XNOR gates in a 90 nm technology, adopting the Sense amplifier based logic (SABL) style for the pull-up network. Sbox 8 can be implemented using these circuits for the security purpose.

Reference :

  1. [1] S.Chen Erica, Tena-Sánchez, Javier Castro, and Antonio J. Acosta, “A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits,” IEEE journal on emerging and selected topics in circuits and systems, vol. 4, no. 2, June 2014.

    [2] Nianhao Zhu, Yujie Zhou and Hongming Liu, “A Novel Way to Implement WDDL Logic to Resist Power Analysis Attack in Algorithm Level,” School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China 2014.

    [3]LakshmiNarasimhan,Ramakrishnan,Manoj,andCha kkaravarthy “SDMLp: On the Use of Complementary Pass Transistor Logic for Design of DPA Resistant Circuits,” IEEE International Symposium on Hardware-Oriented Security and Trust 2012.

    [4] Sarathkumar .S, Ravibabu .B, “Design and implementation of multiplexer using positive Feedback adiabatic logic,” International Journal of Innovations in Scientific and Engineering Research(IJISER). Vol 1 Issue 11 DEC 2014.

    [5] Atul Kumar Maurya, Gagnesh Kumar, ”Adiabatic Logic: Energy Efficient Technique for VLSI Applications,” International Conference on Computer & Communication Technology (ICCCT)- 2011.

    [6] Priyanka Sheokand, Garima Bhargave, Saumya Pandey, Jasdeep Kaur, “A New Energy Efficient Two Phase Adiabatic Logic for low power VLSI Applications,” 2015 International Conference on Signal Processing, Computing and Control (2015 ISPCC).

    [7] Yong Moon and Deog-Kyoon Jeong, “An Efficient Charge Recovery Logic Circuit,” IEEE journal of solid-state circuits. vol. 31. no.4. april 1996. [8] Ashwak alabaichi “Enhance security of advance encryption standard algorithm based on key dependent Sbox,” ISBN: 978-1-4673-6832-2©2015 IEEE.

    [9] M. Alam S. Ghosh M.J. Mohan D. Mukhopadhyay D.R. Chowdhury I.S. Gupta “Effect of glitches against masked AES S-box implementation and countermeasure,” Published in IET Information Security-2008

    [10] Massimo Alioto, Luca Giancane, “Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits,” IEEE Transactions on circuits and systems papers, vol. 57, no. 2, February 2010.

    [11] Massimo Alioto, Massimo PoliA “General Power Model of Differential Power Analysis Attacks to Static Logic Circuits,” IEEE transactions on very large scale integration (VLSI) systems, vol. 18, no. 5, may 2010.

    [12] Takeshi Sugawara, Naofumi Homma, Takafumi Aoki “Differential Power Analysis of AES ASIC Implementations with Various S-box Circuits,” 978-1-4244-3896-9/09/$25.00 ©2009 IEEE.

    [13] Sylvain Guilley, Laurent Sauvage “Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics,” IEEE Transactions on computers, vol. 59, no. 9, september 2010.

    [14] Po-Chun Liu, Hsie-Chia Chang, “A Low Overhead DPA Countermeasure Circuit Based on Ring Oscillators,” IEEE Transactions on circuits and systems vol. 57, no. 7, july 2010.

    [15] Milena Djukanovic, Luca Giancane, Giuseppe Scotti, “Leakage Power Analysis Attacks: Effectiveness on DPA Resistant Logic Styles under Process Variations,” 978-1-4244-9474-3/11/$26.00 ©2011 IEEE.

    [16] Yu-ichiHayashi, NaofumiHomma, “Analysis of Electromagnetic Information LeakageFrom Cryptographic Devices With Different Physical Structures,” IEEE Transactions on electromagnetic compatibility, vol. 55, no. 3, june 2013.

Recent Article