Open Access Journal

ISSN : 2394-6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

ISSN : 2394-6849 (Online)

High Performance FIR Filter Architecture for Fixed and Reconfigurable Applications

Author : Pallavi Rahunath Yewale 1 Aparna Shinde 2

Date of Publication :16th August 2017

Abstract: The FIR filter with transposed structure has resister between the adders and can achieve high throughput without adding any extra pipeline resister. Transpose form finite impulse response (FIR) filter is a pipelined structure which supports the multiple constant multiplications (MCM) technique but direct form FIR filter structure does not support MCM technique. The direct form FIR filter needs extra pipeline register between the adder to reduce the delay of an adder tree and to achieve high throughput. The MCM is more effective in Transpose form when the common operand is multiple with the set of constant coefficients that reduce the computational delay. The implementation of MCM technique is easier in fixed coefficient Transpose form FIR filter but complex in reconfigurable coefficients. In fixed coefficients transpose FIR filter, area and delay are reduced by using MCM technique. The low-complexity design using the MCM technique is implemented for fixed coefficients transpose form FIR filters and multiplier-based design is used for reconfigurable transpose form FIR filter. The implemented transpose form FIR filter structure achieved less area and delay than the direct-form FIR filter structure. The XILINX software tool is used for simulation.

Reference :

  1. [1] B. K. Mohanty and P. K. Meher, “A HighPerformance FIR Filter Architecture for Fixed and Reconfigurable Applications” IEEE Tran on VLSI,Feb 2015

    [2] S. Y. Park and P. K. Meher, “Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 7, pp. 511–515, Jul. 2014

    [3] B. K. Mohanty and P. K. Meher, “A highperformance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm,” IEEE Trans. Signal Process., vol. 61, no. 4, pp. 921–932, Feb. 2013.

    [4] R. Mahesh and A. P. Vinod, “New reconfigurable architectures for implementing FIR filters with low complexity,” IEEE Trans. Comput.- Aided Design Integr. Circuits Syst., vol. 29, no. 2, pp. 275–288, Feb. 2010.

    [5] A. P. Vinod and E. M. Lai, “Low power and high-speed Implementation of FIR filters for Software defined radio receivers,” IEEE Trans. Wireless Commun., vol. 7, no. 5, pp. 1669–1675, Jul. 2006.

    [6] J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, H. Choo, and K. Roy, “Computation Sharing programmable FIR filter for low-power and high-performance applications,” IEEE J. Solid State Circuits, vol. 39, no. 2, pp. 348–357, Feb. 2004.

    [7] K.-H. Chen and T.-D. Chiueh, A low-power digit-based reconfigurable FIR filter, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 617621, Aug. 2006

    [8] A. P. Vinod and E. M. Lai, Low power and high-speed implementation of FIR filters for software defined radio receivers, IEEE Trans. Wireless Commun., vol. 7, no. 5, pp. 16691675, Jul. 2006.


Recent Article