Open Access Journal

ISSN : 2394-6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering
Call For Paper : Vol. 9, Issue 5 2022

ISSN : 2394-6849 (Online)

Plan and Usage of Rapid Multiplier in DSP Applications Utilizing Mesochronous Pipelining In FPGA

Author : B.Hema Latha 1

Date of Publication :17th February 2017

Abstract: A novel mesochronous pipelining plan is portrayed in this paper. In this plan, information and clock travel together. At any given time a pipeline stage could work on more than one information wave. The check time frame in the proposed pipeline plot is controlled by the pipeline organize with the biggest contrast between its base and greatest deferrals. This is a noteworthy execution pick up contrasted with regular pipeline plot where clock period is dictated by the phase with the biggest deferral. Likewise, the quantity of pipeline stages and pipeline registers is little. The clock dissemination plot is straightforward in the mesochronous pipeline engineering. An 8-bit Wallace tree multiplier has been executed in mesochronous pipeline engineering utilizing humble TSMC 180-nm (drawn length 200 nm) CMOS innovation. The multiplier design and reproduction comes about are portrayed in detail in this paper.

Reference :

  1. [1] Yunnan Chang, Janardhan H.K.Parhi, ”LOWPOWERDIGIT-SERIAL MULTIPLIERS”, IEEE International symposium on circuits and systems ,June i3-12 ,1997.

    [2] Kousuke TARUMI, Akihiko HYODO, Masanori MUROYAMA, Hirot o YASUURA,“ A design method for a low power digit al FIR Filter in digit al wireless communication systems”,2004.

    [3] A. Senthilkumar, A.M. Natarajan, S.Subha,,“ Design and Implement at ion of Low Power Digital FIR Filters relying on Data Transition Power Diminution Technique” DSP Journal, Volume 8, pp. 21-29, 2008.

    [4]Shahnam Mirzaei, Anup Hosangadi, Ryan Kast ner, “FP GA Implement at ion of High Speed FIR Filters Using Add and Shift Method”, IEEE,2006

    [5]A.Senthilkumar, A.M.Natarajan,“FPGA Implement at ion of Power Aware FIR Filter Using Reduced Transition Pipelined Variable Precision Gating,” Journal of Computer Science, pp. 87-94, 2008.

    [6] Shibi Thankachan,, “64 x 64 Bit Multiplier Using Pass Logic”,IEEE,2006.

    [7] Thapliyal.H, Gobi.N, Kumar.K.K.P, Srinivas.M.B , „Low Power Hierarchical Multiplier and Carry Look Ahead Architecture‟, IEEE International Conference on Computer Systems and Applications,2006.

    [8] A.M. Vijaya Prakash, K.S. Gurumurthy , „A Novel VLSI Architecture for Low Power FIR Filter‟, Published in International Journal of Advanced Engineering & Application,2011.

    [9] Laxman Shanigarapu, Bhavana P. Shrivastava, „Low-Power and High Speed Carry Select Adder‟, IJSRP,volume 3, Issue 8,2013.

    [10] Ram Kumar.B, Harish M Kittur , „Low Power And Area Efficient CSA‟, IEEE transactions on VLSI Systems,Vol.20, No.2,2012.


Recent Article