Date of Publication :29th November 2017

Abstract: In this paper, a novel approach for implementing convolution of two finite length sequences using Vedic multiplier in Cadence tool is proposed. In this, Urdhva Triyagbhyam method is presented. The proposed implementation uses modified hierarchical design approach, which efficiently and accurately speeds up the computation without compromising with the area. The 4×4 bit multiplication modules are implemented using small 2×2 bit multiplier. The proposed design is Convolution Using Vedic multiplier has less power and low speed compared other multiplier existed earlier. The design of Convolution is compared different technologies i.e. 45nm,90nm, 180nm and results are compared. When comparing these three technologies, 45nm technology requires less power and delay. The design is implemented using cadence tool in using virtuoso schematic editor, virtuoso symbol editor, and ADEL simulator.

Reference :