Author : Shaikh Shoaib Arif 1
Date of Publication :23rd February 2018
Abstract: In a wide range of DSP applications includes processing of sensor array processing, audio and speech signal processing, control of systems, radar and sonar signal processing, spectral estimation, digital image processing, seismic data processing, biomedical signal processing, statistical signal processing, signal processing for communications, Filter designing & many high accuracy based operations. Floating point operations are used due to its huge dynamic range, high accuracy and straightforward operation rules. With the increasing needs for the floating point operations for the high-speed signal processing and the scientific operation, the requirements for the high-speed hardware floating point arithmetic units have become more useful
Reference :
-
- X. Wang and M. Leeser, “Vfloat: A variable precision fixed- and floating point library for reconfigurable hardware,” ACM Trans. Reconfigurable Technol. Syst., vol. 3, no. 3, pp. 16:1–16:34, Sep. 2010.
- K. S. Hemmert and K. D. Underwood, “Fast, efficient floating-point adders and multipliers for FPGAs,” ACM Trans. Reconfigurable Technol.Syst., vol. 3, no. 3, pp. 11:1– 11:30, Sep. 2010
- A. Baluni, F. Merchant, S. K. Nandy, and S. Balakrishnan, “A fully pipelined modular multiple precision floating point multiplier with vector support,” in Proc. ISED, 2011, pp. 45–50.
- K.Manolopoulos, D. Reisis, and V. Chouliaras, “An efficient multiple precision floating-point multiplier,” in Proc. 18th IEEE Int. Conf. Electron.,Circuits Syst., 2011, pp. 153–156
- A. Isseven and A. Akkas, “A dual-mode quadruple precision floatingpoint divider,” in Proc. 40th ACSSC, 2006, pp. 1697–1701.
- A. R. Lopes, A. Shahzad, G. A. Constantinides, and E. C. Kerrigan, "More flops or more precision Accuracy parameterizable linear equation solvers for model predictive control," in IEEE Symposium on Field Programmable Custom Computing Machines, Napa, California, 2009.
- J. Maciejowski, “Predictive Control with Constraints,”Prentice Hall, Pearson Education Limited, Harlow, UK, 2001.
- R. Strzodka and D. G¨oddeke, “Pipelined mixed precision algorithms on FPGAs for fast and accurate PDEsolvers from low precision components,” in IEEE Symposiumon FieldProgrammable Custom ComputingMachines (FCCM 2006), Apr. 2006, pp. 259–268.
- A. Buttari, J. Dongarra, J. Kurzak, P. Luszczek, and S. Tomov, “Using mixed precision for sparse matrix computations to enhance the performance while achieving 64-bit accuracy,” ACM Trans. Math.Softw.,vol. 34, no. 4, pp. 1–22, 2008
- J. Sun, G. Peterson, and O. Storaasli, “High performance mixed-precision linear solver for fpgas,”IEEE Trans. on Computers, vol. 57, no. 12, pp. 1614–1623, 2008.
- Zachary, K.B. and K.P. Viktor, “Time and area efficient pattern matching on FPGAs”, in Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays. 2004, ACM Press:Monterey, California, USA.
- S. Craven and P. Athanas, “Examining the Viability of FPGA Supercomputing,” EURASIP Journal on Embedded Systems, vol. 2007, pp. 1-8, 2007.
- P. M. Seidel, G. Even, “Delay-Optimization Implementation of IEEE Floating-Point Addition,” IEEE Transactions on computers, pp. 97-113, February 2004, vol. 53, no. 2.
- H.-J. Oh et al., “A fully pipelined single-precision floating-point unit in the synergistic processor element of a cell processor,” IEEE J. Solid-State Circuits, vol. 41, no. 4,