Open Access Journal

ISSN : 2394 - 6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering
Call For Paper : Vol 11, Issue 08, August 2024

ISSN : 2394-6849 (Online)

Call for Paper

Vol 11, Issue 08, August 2024

Indexing

A Low Power and Area Efficient Symmetric Stacking Counter

Author : Clince Babu 1 Manju Priya 2 E.Ramya 3

PDF

Date of Publication :24th April 2018

Abstract: A very high speed, power and area efficient counter is required in many applications viz. digital memories, ADCs, DACs, microcontroller circuits, frequency dividers, frequency synthesizer etc. Less area, high speed and low power consumption may be met by reducing the size of hardware. Hence, as the applications are increasing, demand for smaller size and longer life batteries increases. This project derives area, power and speed efficient structure counter based on a VLSI design. It uses multiplexer based full adder circuit, which group all of the “1” bits together. In the proposed structure, one XOR block in the conventional full adder is replaced by a multiplexer block so that the critical path delay is minimized. Proposed system is coded in Verilog and simulated using Xilinx 12.1.

Reference :

    1. Christopher Fritz and Adly T. Fam,” Fast Binary Counters Based on Symmetric Stacking”’, 2017 IEEE.
    2. C. S. Wallace, “A suggestion for a fast multiplier,” IEEE Trans. Electron. Comput., vol. EC-13, no. 1, pp. 14–17, Feb. 1964.
    3. L. Dadda, “Some schemes for parallel multipliers,” Alta Freq., vol. 34, pp. 349–356, May 1965.
    4. Z. Wang, G. A. Jullien, and W. C. Miller, “A new design technique for column compression multipliers,” IEEE Trans. Comput., vol. 44, no. 8, pp. 962–970, Aug. 1995.
    5. M. Mehta, V. Parmar, and E. Swartzlander, “Highspeed multiplier design using multi-input counter and compressor circuits,” in Proc. 10th IEEE Symp. Comput. Arithmetic, Jun. 1991, pp. 43–50.
    6. S. Asif and Y. Kong, “Design of an algorithmic wallace multiplier using high speed counters,” in Proc. IEEE Comput. Eng. Syst. (ICCES), Dec. 2015, pp. 133– 138.
    7. S. Veeramachaneni, L. Avinash, M. Krishna, and M. B. Srinivas, “Novel architectures for efficient (m, n) parallel counters,” in Proc. 17th ACM Great Lakes Symp. VLSI, 2007, pp. 188–191.
    8. S. Veeramachaneni, K. M. Krishna, L. Avinash, S. R. Puppala, and M. B. Srinivas, “Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors,” in Proc. 20th Int. Conf. VLSI Design Held Jointly 6th Int. Conf. Embedded Syst. (VLSID), Jan. 2007, pp. 324–329.
    9. V. G. Oklobdzija, D. Villeger, and S. S. Liu, “A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach,” IEEE Trans. Comput., vol. 45, no. 3, pp. 294– 306, Mar. 1996.
    10. S. Asif and Y. Kong, “Analysis of different architectures of counter based Wallace multipliers,” in Proc. 10th Int. Conf. Comput. Eng. Syst. (ICCES), Dec. 2015, pp. 139–144.
    11. J. Gu and C.-H. Chang, “Low voltage, low power (5:2) compressor cell for fast arithmetic circuits,” in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 2. Apr. 2003, pp. 661–664.
    12. K. Prasad and K. K. Parhi, “Low-power 4-2 and 5-2 compressors,” in Proc. Conf. Rec. 35th Asilomar Conf. Signals, Syst. Comput., vol. 1. Nov. 2001, pp. 129–133.
    13. I. Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, MA, USA: A. K. Peters, 2002.
    14. M. Rouholamini, O. Kavehie, A.-P. Mirbaha, S. J. Jasbi, and K. Navi, “A new design for 7:2 compressors,” in Proc. IEEE/ACS Int. Conf. Comput. Syst. Appl., May 2007, pp. 474–478
    15. A. Dandapat, S. Ghosal, P. Sarkar, and D. Mukhopadhyay, “A 1.2-ns 16 × 16-bit binary multiplier using high speed compressors,” Int. J. Elect. Electron. Eng., vol. 4, no. 3, pp. 234–239, 2010.
    16. G. Naveen Balaji, S. Chenthur Pandian, D. Rajesh “High Performance Triplex Adder Using CNTFET” International Journal of Trend in Scientific Research and Development, Vol.1, No. 5, pp: 368-373, ISSN 2456 - 6470
    17. .G. Naveen Balaji, S. Chenthur Pandian, S. Giridharan, S. Shobana, J. Gayathri “Dynamic and Non-Linear Charge Transfer Through Opto-Deportation by Photovoltaic Cell” International Journal of Trend in Scientific Research and Development, Vol. 1, No. 5, pp: 486-492, ISSN 2456 - 6470
    18. G. Naveen Balaji, S. Karthikeyan, M. Merlin Asha “ 0.18μm CMOS Comparator for High-Speed Applications” International Journal of Trend in Scientific Research and Development, Vol. 1, No. 5, pp: 671-674, ISSN 2456 - 6470
    19. .G. Naveen Balaji, K. Saravanan, R. Poorani, T. Vishnu Priya, R. Reka Raj “Advanced Security System using PIC through Bluetooth” International Journal of Trend in Scientific Research and Development, Vol. 1, No. 5, pp: 675- 685, ISSN 2456 - 6470
    20. G. Naveen Balaji, N.V. Hari Suriya, S. Anand Vikash, S. Arun Kumar, R. Arun, “Gasoline Purity Meter Using Peripheral Interface Controller for Automobile Applications” International Journal of Engineering and Technical Research (IJETR), Vol. 7, No.10, pp:46-55, ISSN: 2321-0869
    21. G. Naveen Balaji, S.Chenthur Pandian, “Design for Testability of Kipbond Logic” “Perspectivas em Ciência da Informação” (Annexure - I), School of Information Science of the Federal University of Minas Gerais (UFMG), Vol. 22, No. SP.01, pp: 261-284, ISSN 1413-9936
    22. G. Naveen Balaji, V. Nandhini, S. Mithra, N. Priya , R. Naveena, “IOT Based Smart Crop Monitoring in Farm Land”, Imperial Journal of Interdisciplinary Research (IJIR) Vol. 4, No. 1, pp: 88-92, ISSN: 2454-1362
    23. G. Naveen Balaji, N. V. Hari Suriya, “Effective Badminton Coaching Schema using PIC16F887 Microcontroller”, International Journal of Trend in Scientific Research and Development, Vol. 2, No. 2, pp: 178 – 182, ISSN 2456 - 6470
    24. .G. Naveen Balaji, S. Chenthur Pandian, “Power Analysis of a Transmission Gate based Scan Flip Flop”, International Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 4, Issue 11, November 2017, pp:48-53, ISSN: 2394-6849
    25. P.Malini, T.Poovika, P.Shanmugavadivu, G.Naveen Balaji, “Design of High Speed 8 Bit Carry Look Ahead Logic for Arithmetic Operations”, International Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 4, Issue 12, December 2017, pp:59-62, ISSN: 2394-6849
    26. G. Naveen Balaji, S. Chenthur Pandian, D. Rajesh "A survey on effective Automatic Test Pattern Generator for self-checking Scan - BIST VLSI circuits" International Research Journal of Engineering and Technology,Vol. 3, Issue 5 (May 2016) pp: 645-648, ISSN: 2395 -0056
    27. G.Naveen Balaji, V.Aathira, K. Ambhikavathi, S. Geethiga, R. Havin "Combinational Circuits Using Transmission Gate Logic for Power Optimization" International Research Journal of Engineering and Technology,Vol. 3, Issue 5 (May 2016) pp: 649-654, ISSN: 2395 -0056
    28. R. ArunSekar, G. Naveen Balaji, A. Gautami, B. Sivasankari “High Efficient Carry Skip Adder in various Multiplier Structures” Advances in Natural and Applied Sciences (Annexure II), Vol. 10 Issue 14 (Special) (Oct 2016) pp: 193-197, ISSN: 1995-0772
    29. M. Srinivasaperumal, K. Boopathi Raja, G. Naveen Balaji, E. Christina Dally “Concurrent Node Recovery From Failure In Wireless Sensor-Actor Networks” KARI Research Journal, Vol. 1 Issue 4 (Oct - Dec 2016) pp: 28-33, ISSN: 2456-6136
    30. G. Naveen Balaji, V. Narayanan,V.S. Nivash “Low Power and High performance JK Flip – Flop using 45 nm Technology” International Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 3, Issue 10, October 2016, pp:26-29, ISSN: 2394-6849

Recent Article