Author : Avinash N J 1
Date of Publication :24th May 2018
Abstract: Cell library characterization is a model of standard cell library possessing a very high quality. Characterization is done because the functionality/delay simulation takes too long. In addition, the power extraction from the whole chip takes more time and automatic detection of timing constraints is also very hard. Hence to overcome this problem, cell characterization is employed. Cell library characterization accurately and efficiently models cell behavior. For accurate modeling of voltage variation or temperature gradient, it is necessary to characterize each library at multiple voltages and multiple temperatures, increasing the total number of library corners. The D flip-flop used here overcomes the drawback of intermediate output and non-allowed logic states by the SR flip-flop
Reference :
-
- uming ko, and balsara p.t., "high-performance energyefficient d-flip-flop circuits," ieee transactions on very large scale integration systems, vol. 8, issue 1, feb. 2000, page(s):94-98.
- ian zhou, jin liu, and dian zhou, "reduced setup time static d flip-flop,"" electronics letters, volume 37, issue 5, 1 mar 2001, page(s):279-280.
- manoj sharma, dr arti noor, shatish chandra tiwari, and kunwar singh, "an area and power efficient design of single edge triggered d-flip flop", in proc. ieee international conference on advances in recent technologies in communication and computing, pp. 478 - 481, 2009.
- k.g.sharma, tripti sharma, prof.b.p.singh, manisha sharma and neha arora, "optimized design of set d flip-flop for portable applications", international journal of recent trends in engineering and technology, vol. 4, no. 3, nov. 2010.