Date of Publication :21st June 2018
Abstract: Power has turned into the essential plan imperative for chip designers today. While Moore's law perpetuates to provide additional transistors, power related constraints have started to preclude those devices from being utilized. These days, low power designs, particularly multi-voltage designs turn into a well-known and proficient approach to reduce both dynamic power and static power consumption. A key parameter in designing of effective multiple supply circuits is limiting the cost of the level transformation between diverse voltage domains while keeping up the overall robustness of the design. To such a reason, level shifter (LS) circuits can be used. In order to achieve reduction in power consumption, a proposed level shifter topology has been used in this paper which uses a low contention between PMOS and NMOS transistor due to which dynamic energy consumption is reduces, speed is also increased due to the use of a feedback loop and also due to the near-threshold computing its energy efficiency is more. As 12nm technology node delivers better density and a performance boost over Global Foundries' current-generation 14nm FinFET, which satisfies the processing needs of the most demanding compute-intensive applications from artificial intelligence and virtual reality to high-end smart-phones and networking infrastructure, the proposed level shifter has been scaled down to 12nm technology node which is capable of converting near-threshold voltage signal to above threshold voltage signal(i.e. from 250mV to 500mV) with 284.1229nW of power dissipation
Reference :
-
- "Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits,"Alexander Shapiro and Eby G. Friedman, IEEE Transactions On Very Large Scale Integration (Vlsi) Systems, Vol. 24, No. 2, February 2016.
- V. Kursun, R. M. Secareanu, and E. G. Friedman, “CMOS voltage interface circuit for low power systems,” in Proc. IEEE Int. Symp. Circuits Syst., vol. 3. May 2002, pp. 667–670.
- S.-C. Luo, C.-J. Huang, and Y.-H. Chu, “A widerange level shifter using a modified Wilson current mirror hybrid buffer,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 6, pp. 1656–1665, Jun. 2014.
- S. Lütkemeier and U. Ruckert, “A subthreshold to above-threshold level shifter comprising a Wilson current mirror,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 9, pp. 721–724, Sep. 2010.
- M. Ashouei, H. Luijmes, J. Stuijt, and J. Huisken, “Novel wide voltage range level shifter for near-threshold designs,” in Proc. 17th IEEE Int. Conf. Electron., Circuits, Syst., Dec. 2010, pp. 285–288.
- B. H. Calhoun and D. Brooks, “Can subthreshold and near-threshold circuits go mainstream?,"IEEE Micro, vol. 30, no. 4, pp. 80–85, Jul./Aug. 2010.
- "Compact modeling of ultra - scaled . Triple -gate finfets in verilog -A," Supervisor : charalambos dimitriadis, Ioannis messaris, thessaloniki, october 2013.
- "Level shifter design for low power Applications," Manoj Kumar, Sandeep K. Arya, Sujata Pandey, International journal of computer science & information Technology (IJCSIT) Vol.2, No.5, October 2010
- "Design procedures for differential cascode voltage switch circuits," Kan m. Chu anddavid i.. Pulfrey, member,IEEE, IEEE-journal of solid-statecircuits,vol. Sc- ~1,no. 6, december1986.