Open Access Journal

ISSN : 2394-6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

ISSN : 2394-6849 (Online)

Design of XOR/XNOR circuits for Hybrid Full Adder

Author : Dharani B 1 Naresh Kumar K 2 Vineela M 3

Date of Publication :13th May 2020

Abstract: Increased usage of battery-operated compact devices such as notebooks, Smart phones, e-readers, MP3 players and many other devices are designed with built-in storage, smaller silicon area, longer battery life, higher speed and more reliability. Full adder is being dominant block in arithmetic operations. The main block of the full adder circuit is the XOR/XNOR gate, as the XOR/XNOR gate consumes more power. The power consumed by the full adder is therefore reduced by optimizing the design of the XOR / XNOR gates. These can be used in a variety of multipliers, such as Vedic, Wallace, Array, etc. Simulation results are performed in Cadence Virtuoso tool 45-nm CMOS technology with 0.45V supply voltage. The novel structures of XOR / XNOR gate are proposed for the design of hybrid full adders with low power, high speed and less PDP. The proposed HFA-14T has superior speed against other full adder cells with less number of transistors. Therefore, Area of the proposed HFA’s is also reduced.

Reference :

    1. H. Naseri and S. Timarchi, “Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates,” IEEE Trans. Very Large Scale Integr. Syst., vol. 26, no. 8, pp. 1481–1493, Aug. 2018, doi: 10.1109/TVLSI.2018.2820999.
    2. N. E. H. Weste and D. M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, vol. 53, no. 9. 2013
    3. N. Zhuang and H. Wu, “A New Design of the CMOS Full Adder,” IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 840–844, 1992, doi: 10.1109/4.133177.
    4. P. Kumar and R. K. Sharma, “Low voltage high performance hybrid full adder,” Eng. Sci. Technol. an Int. J., 2015, doi: 10.1016/j.jestch.2015.10.001.
    5. H. T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using novel XORXNOR gates,” IEEE Trans. Circuits Syst. II Analog Digit. Signal Process., vol. 49, no. 1, pp. 25–30, 2002, doi: 10.1109/82.996055
    6. A. Dubey, S. Akashe, and S. Dubey, “A novel highperformance CMOS 1 bit full-adder cell,” 7th Int. Conf. Intell. Syst. Control. ISCO 2013, vol. 47, no. 5, pp. 312– 315, 2013, doi: 10.1109/ISCO.2013.6481169.
    7. S. R. Chowdhury, A. Banerjee, A. Roy, and H. Saha, “A high speed 8 transistor full adder design using novel 3 transistor XOR gates,” Int. J. Electron. Circuits Syst., vol. 2, no. 4, pp. 217–223, 2008.
    8. M. Aguirre-hernandez and M. Linares-aranda, “CMOS full-adders for energy efficient arithmetic applications,” vol. 19, no. 4, pp. 718–721, 2011.
    9. S. Goel, A. Kumar, and M. A. Bayoumi, “Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style,” IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 12, pp. 1309–1321, 2006, doi: 10.1109/TVLSI.2006.887807.
    10. D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEE Proc. Circuits, Devices Syst., vol. 148, no. 1, pp. 19–24, 2001, doi: 10.1049/ip-cds:20010170.
    11. C. H. Chang, J. Gu, and M. Zhang, “A review of 0.18-μm full adder performances for tree structured arithmetic circuits,” IEEE Trans. Very Large Scale Integr. Syst., vol. 13, no. 6, pp. 686–694, 2005, doi: 10.1109/TVLSI.2005.848806.
    12. Majid Amini Valashani and Sattar Mirzakuchaki, “A Novel Fast , Low-Power and High-Performance,” vol. 1, no. d, pp. 694–697, 2016.

Recent Article


DOI : 10.36647/ijerece/0000