Open Access Journal

ISSN : 2394 - 6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering
Call For Paper : Vol 11, Issue 08, August 2024

ISSN : 2394-6849 (Online)

Call for Paper

Vol 11, Issue 08, August 2024

Indexing

True Random Number Generation Using Programmable Delays

Author : Manish 1 Dr Manisha Bharti 2

PDF

Date of Publication :31st December 2021

Abstract: To meet the demand of better cryptographic systems a TRNG (True random number generator) play a vital role. This paper shows an efficient method on FPGA that utilizes free running oscillators in which random jitter is used as a source of randomness for the generation of true random numbers. Programmable delay lines used to generate variations and to add jitter in the free running oscillator rings. This true number generator has advantage over previous designs as it reduces the correlation for the equal length ring oscillators which leads to multiple zeros in the random numbers using the programmable delay lines. The paper is implemented on Xilinx Artix-7 FPGA.

Reference :

    1.  N. Nalla Anandakumar; Somitra Kumar Sanadhya; and Mohammad S. Hashmi. ”FPGA-Based True Random Number Generation Using Programmable Delays in Oscillator-Rings” in IEEE Transactions on Circuits and Systems II: Express Briefs ( Volume: 67, Issue: 3, March 2020), pp 570-574.
    2.  M. Majzoobi, F. Koushanfar, and S. Devadas, “FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control,” in Cryptographic Hardware and Embedded Systems – CHES 2011. Springer Berlin Heidelberg, 2011, pp. 17–32.
    3. K. Wold and C. H. Tan, “Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings,” in Int. Conf. on Reconfigurable Computing and FPGAs, Dec 2008, pp. 385–390.
    4. J. von Neumann, “Various techniques used in connection with random digits,” in Monte Carlo Method. National Bureau of Standards Applied Mathematics Series, 12, 1951, pp. 36–38
    5.  K. Wold and S. Petrovi, “Security properties of oscillator rings in true random number generators,” in 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), April 2012, pp. 145– 150
    6. B. Sunar, W. J. Martin, and D. R. Stinson, “A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks,” IEEE Transactions on Computers, vol. 56, no. 1, pp. 109–119, Jan 2007.
    7.  M. Majzoobi, F. Koushanfar, and S. Devadas, “FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control,” in Cryptographic Hardware and Embedded Systems – CHES 2011. Springer Berlin Heidelberg, 2011, pp. 17–32.
    8.  A. Maiti, R. Nagesh, A. Reddy, and P. Schaumont, “Physical Unclonable Function and True Random Number Generator: A Compact and Scalable Implementation,” in Proceedings of the 19th ACM Great Lakes Symposium on VLSI, ser. GLSVLSI. ACM, 2009, pp. 425–428.
    9. W. Schindler and W. Killmann, “A proposal for: Functionality classes for random number generators,” 2011.
    10. M. Majzoobi, F. Koushanfar, and S. Devadas, “FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control,” in Cryptographic Hardware and Embedded Systems – CHES 2011. Springer Berlin Heidelberg, 2011, pp. 17–32.

Recent Article