Author : S Prabaharan 1
Date of Publication :7th March 2015
Abstract: Chip density and operating frequency are increasing steadily to perform complex computations at faster rate, leading to increase in the power dissipation of digital circuit design. Low power flip flop design featuring an explicit type pulse triggered structure and a modified true single phase clock latch based on a signal feed-through scheme is presented. The proposed design acts as a solution for the long discharging path problem found in most explicit pulse triggered flip flops also achieves better speed and power performance. Proposed design outperforms the conventional pulse-triggered flip flop design in data to Q delay. The charge keeper circuit for the internal node X can be saved and a pass transistor controlled by the pulse clock is included, so input data can drive node Q directly. Along with pull up transistor, it facilitates signal driving from input source to node Q. Node can be quickly pulled up to shorten data transition delay.
 Jindal K., Renu, Pandey V.K. (2013) „Design of conditional data mapping flip flop for low power application‟ International Journal of Science and Modern Engineering (IJISME) ISSN: 2319-6386, Vol. 1, No. 5, pp. 72-75.
 Mahmoodi H., Tirumalashetty V., Cooke M., and Roy K. (2009) „Ultra low power clocking scheme using energy recovery and Clock gating‟ IEEE Transactions on Very Large Scale Integration Systems, Vol. 17, No. 1, pp. 33- 44.
 Nikolic B., Oklobdzija V.G., Stojanovic V., Jia W., Chiu J.K., and Leung M.M. (2000) „Improved senseamplifier-based flip-flop: design measurements‟ IEEE Journal of Solid-State Circuits, Vol. 35, No. 6, pp. 876- 884.
 Shyu Y., Lin Y.M., Huang C.P., Lin C., Lin Y., and Chang Y. (2013) „Effective and Efficient approach for power reduction by using multi-bit flip flops‟ IEEE Transactions On Very Large Scale Integration Systems, Vol. 21, No. 4, pp. 624-635.
 Stojanovic V. and Oklobdzija V.G. (1999) „Comparative analysis of Master-Slave latches and flip flops for high-performance and low-power systems‟ IEEE Journal of Solid-State Circuits, Vol. 34, No. 4, pp. 536-548.
 Wimer S. and Koren I. (2014) „Design flow for flipflop grouping in data-driven clock gating‟ IEEE Transactions On Very Large Scale Integration Systems, Vol. 22, No. 4, pp.771-778.