Open Access Journal

ISSN : 2394-6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

ISSN : 2394-6849 (Online)

Improved Double Tail Dynamic Comparator

Author : Sana Afreen 1 P V K Chaitanya 2 Dr. K C B Rao 3

Date of Publication :7th January 2016

Abstract: Comparator is one of the basic building blocks of analog to digital converter. The need for ultra-low-power, area efficient and high speed analog-to-digital converters is pushing toward the use of dynamic regenerative comparators to improve speed and efficiency of power. In this paper, an analysis on the delay of convectional dynamic single Tail comparator, Double Tail Comparator and double tail comparator for low power will be presented. The sub threshold leakage of transistors has usually been very small in the off state, as gate voltage is below threshold. But as voltages have been scaled down with transistor size, sub threshold leakage has become a considerable factor. Hence, to reduce the sub threshold leakage a new CMOS dynamic comparator using conventional CMOS inverter and switches method is proposed. The circuit has a dual input single output differential amplifier which is suitable for high speed analog to digital converters with improved speed and low power dissipation. The simulation results confirm the analysis and show that in the proposed dual tail dynamic comparator both power consumption and delay time are significantly reduced even in small supply voltage.. The simulation results will be shown in Mentor Graphics.

Reference :

  1. [1] Samaneh Babayan-Mashhadi and Reza Lotfi, “Analysis and design of a Low-Voltage Low-Power Double-Tail Comparator,” IEEE Trans. Very Large Scale Integration Systems,Vol.22, No.2, Feb. 2014. 

    [2] B. Goll and H. Zimmermann, “A comparator reduced delay time in 65-nm CMOS for supply voltages down to 0.65,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 11, pp. 810–814, Nov. 2009.

    [3] S. U. Ay, “A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS,” Int. J. Analog Integr. Circuits Signal Process., vol. 66, no. 2, pp. 213–221, Feb. 2011.

    [4] A.Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay, “Supply boosting technique for designing very lowvoltage mixed-signal circuits in standard CMOS,” in Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers, Aug. 2010, pp. 893–896.

    [5] B. J. Blalock, “Body-driving as a Low-Voltage Analog Design Technique for CMOS technology,” in Proc. IEEE Southwest Symp. Mixed-Signal Design, Feb. 2000, pp. 113–118.

    [6] M.Maymandi-Nejad and M. Sachdev, “1-bit quantizer with rail to rail input range for sub-1V ∆∑ modulators,” IEEE Electron. Lett., vol. 39, no. 12, pp. 894–895, Jan. 2003.

    [7] Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.- S. Cheung, J. Ogawa, N. Tzartzanis, W. W. Walker, and T. Kuroda, “A 40Gb/ s CMOS clocked comparator with bandwidth modulation technique,” IEEE J. SolidState Circuits, vol. 40, no. 8, pp. 1680–1687, Aug. 2005.

    [8] B. Goll and H. Zimmermann, “A 0.12 μm CMOS comparator requiring 0.5V at 600MHz and 1.5V at 6GHz,” in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2007, pp. 316–317.

    [9] B. Goll and H. Zimmermann, “A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at

    [10] 1.2V and 700MHz/47μW at 0.6V,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2009, pp. 328–329.


Recent Article