Author : M.Shobhana 1
Date of Publication :7th August 2016
Abstract: A modified Linear Feedback Shift Register is designed in which power consumption reduction by deactivating the clock signal to Flip Flop when the output signal is same as input signal. The power consumption of the new LFSR is reduced due to the reduced switching of Flip Flop. To verify, the maximum, minimum and average. Dynamic power management (DPM) is a design methodology for dynamically reconfiguring systems to provide the requested services and performance levels with a minimum number of active components or a minimum load on such components. DPM encompasses a set of techniques that achieves energyefficient computation by selectively turning off (or reducing the performance of) system components when they are idle (or partially unexploited). In this paper, we survey several approaches to system-level dynamic power management. We first describe how systems employ power-manageable components and how the use of dynamic reconfiguration can impact the overall power consumption. We then analyze DPM implementation issues in electronic systems, and we survey recent initiatives in standardizing the hardware/software interface to enable software-controlled power management of hardware components.
Reference :
-
[1]. e. atoofian, s. hatami, z. nawabi, m. alisaface and a. afzali-khusa ― a new power scan path architecture‖
[2]. the national technology road map for semiconductor (its). Semiconductor industry association.
[3]. dr. k.gunavathi, dr. k. paramshivam, ms p. subashini lavanya, m. umamageswaran, ― a novel bist tpg for testing of vlsi circuit. A
[4]. Mohammad tehranipoor, mehrdad nourani, nisar ahmed‖, low transition lfsr for bist based applications‖.
[5]. Michael n. bushnell, vishwani d. Agawam‖, essential of electronic testing for digital memory and mix signal vlsi circuits
[6]. fulvio corno, paolo prinettom, matteo sonzar eorda ―testability analysis and atpg on behavioral rt-level vhdl‖.
[7]. f.corno, p. prinetto, r.rebuadengo, m.sonza reorda‖ a test pattern generation methodology
[8]. Jinkyu lee and nur a. touba," lfsr-reseeding scheme achieving low-power dissipation during test," ieee transactions on computer- aided design of integrated circuits and systems.
[9]. shines malliyoor, chao you," comparison of hardware implementation and power consumption of low-power multiple output linear feedback shift register,".
[10]. yervant zorianl, sujit dey, michael j. rodgers "test of future system-on-chips"iccad.