Open Access Journal

ISSN : 2394 - 6849 (Online)

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

Open Access Journal

International Journal of Engineering Research in Electronics and Communication Engineering(IJERECE)

Monthly Journal for Electronics and Communication Engineering

ISSN : 2394-6849 (Online)

Design of Sequential Adder by Using Multi Bit Flip-flop for Power Reduction Technique

Author : G. Sravani 1

Date of Publication :7th August 2016

Abstract: In VLSI design the power consumption is increased for more transition memory elements. Flip-flop (FF) are the basic sequential components used for memory applications. An adder and multiplier are designed using Multi-Bit Flip-Flop (MBFF). In the proposed work one of the promising ways to improve performance of FF is merging of clock pulse. Operating memory arrays with less clock cycle will reduce the power taken by the FF which leads to total power reduction and maximum internal delay can also be reduced. Besides, reducing number of FF in the circuit design the total wire length reduces the complexity of MBFF. For dynamic storage the required number of FF selected by transformation check method. Transformation check method can be effectively enabled by dynamic combinational block with check task in the proposed work

Reference :

  1. 1. R. Khan, Y. Ali Shah, Z. Khan, K. A. Muhammad and A. M. Amjad Ali, "Canny Car Parking Management System on FPGA," IJCSI International Journal of Computer Science Issues, Vol. 10, No. 1, 2013, pp. 171-173.

    1. R. Khan, Y. Ali Shah, Z. Khan, K. A. Muhammad and A. M. Amjad Ali, "Canny Car Parking Management System on FPGA," IJCSI International Journal of Computer Science Issues, Vol. 10, No. 1, 2013, pp. 171-173.

    3. S. J. Bellis, K. Delaney, B. O'Flynn, J. Barton, K. M. Razeeb and C. O'Mathuna, "Advancement of Field Programmable Modular Wireless Sensor Network Nodes for Ambient Systems," University College Cork, Cork, 2005.

    4. J. Wei, L. Wang, F. Wu, Y. Chen and L. Ju, "Configuration and Implementation of Wireless Sensor Node Based on Open Core," Proceedings of the IEEE Youth Conference on Information, Computing and Telecommunication, Beijing, China, 20-21 September 2009, pp. 102-105

    5. Institute of Electrical and Electronics Engineers, Inc., IEEE Std.802.15.4-2003, "Remote Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low Rate Wireless Personal Area Networks (LRWPANs)," IEEE Press, New York, 2003.

    6. P. Baronti, P. Pillai, V. WC. Chook, S. Chessa, A. Gotta and Y. Fun Hu, "Remote Sensor Networks: A Survey on the State of the Art and the 802.15.4 and ZigBee Standards," Computer Communications, Vol. 30, No. 7, 2007, pp. 1655- 1695.

    7. K. Scott, "Configuration and Performance of IEEE 802.15.4. Agreeable MSE Receivers," Asilomar Conference on Signals, Systems and Computers, Vol. 2, November 2004, pp. 2051-2055


Recent Article