Author : G.Dillirani 1
Date of Publication :6th March 2017
Abstract: This paper presents a fixed-point reconfigurable parallel VLSI hardware architecture for real-time Electrical Capacitance Tomography (ECT). It is modular and consists of a front-end module which performs precise capacitance measurements in a time multiplexed manner using Capacitance to Digital Converter (CDC) technique. Another FPGA module performs the inverse steps of the tomography algorithm. A dual port built-in memory banks store the sensitivity matrix, the actual value of the capacitances, and the actual image. A two dimensional (2D) core multi- processing elements (PE) engine intercommunicates with these memory banks via parallel buses. A Hardware-software codesign methodology was conducted using commercially available tools in order to concurrently tune the algorithms and hardware parameters. Hence, the hardware was designed down to the bit-level in order to reduce both the hardware cost and power consumption, while satisfying real-time constraint. Quantization errors were assessed against the image quality and bit-level simulations demonstrate the correctness of the design. Further simulations indicate that the proposed architecture achieves a speed-up of up to three orders of magnitude over the software version when the reconstruction algorithm runs on 2.53 GHZ-based Pentium processor or DSP Ti’s Delphino TMS320F32837 processor. More specifically, a throughput of 17.241 Kframes/sec for both the Linear-Back Projection (LBP) and modified Landweber algorithms and 8.475 Kframes/sec for the Landweber algorithm with 200 iterations could be achieved. This performance was achieved using an array of [2×2] × [2×2] processing units. This satisfies the real-time constraint of many industrial applications. To the best of the authors’ knowledge, this is the first embedded system which explores the intrinsic parallelism which is available in modern FPGA for ECT tomography
Reference :
-
[1] Yang, WQ and Peng, Lihui “Review Article : Image Reconstruction Algorithms for Electrical Capacitance Tomography”, IOP Measurement Science and Technology, 2003
[2] Marashdeh, Q. and Teixeira, F. L., “Sensitivity Matrix Calculation for Fast 3-D Electrical Capacitance Tomography (ECT) of Flow Systems”, IEEE Transaction on Magnetics, Vol. 40, NO. 2, 2004.
[3] S. Teniou and M. Meribout, “Multiphase Flow Meters: Principles and Applications: A Review”, Canadian Journal on Scientific and Industrial Research, Vol. 2, No 8, 2011.
[4] Dikcin, F.J., Hunt, A., Hoyle, B.S., Huang, S.M., Ilyas, Lenn, C., Waterfall, R.C., Williams, R.A., Xie, C.G., and Beck, M.S.: „Tomographic imaging of industrial process equipment - Review of needs and methods‟, IEE Proc. G, Electron. Circuits & Syst., 1992, 139, (I), pp. 72- 82
[5] D F Garcia-Nocetti, J C Gamio, “Parallel Realization of the Linear Back Projection Algorithm for Capacitance Tomography Using TMS320C6701 Digital Signal Processor”, 3rd World Congress on Industrial process Tomography, Banff, Canada, 2003.
[6] Wang H, Xin S, and Zhang X, “New Progress of the Digital Electrical Capacitance Tomography System for Gas/Liquid Two Phase Flow”, International Workshop on Imaging Systems and Techniques, China, 2009.
[7] H. Sohal1, H. Wi1, A. Lee, E. Je Woo1 and T. In Oh1, “Electrical impedance imaging system using FPGAs for flexibility and interoperability.”, Biomedical Engineering Online, Vol. 13, NO 126, 2014.
[8] L. Xu, H. Zhou, Z. Cao, and W. Yang, “A Digital Switching Demodulator for Electrical Capacitance Tomography”, IEEE Transactions on Instrumentations & Measurements, Vol. 63, NO 5, May 2013
[9] I. Kim, Z. Zhang, and J. Fessler, “Hardware Acceleration of Iterative Image reconstruction of X-Ray Computed Tomography”, Proceedings, International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pp. 1697-1700, 2011.
[10] P. Kinsman and N. Nicolici, “NOC-Based FPGA Acceleration for Monte Carlo Simulations with Applications to SPECT Imaging”, IEEE Transactions on Computers, Col. 62, NO. 3, March 2013.
[11] L. Xu, M. Taufer, S. Collins, and D.G. Vlachos, “Parallelization of Tau-Leap Coarse-Grained Monte Carlo Simulations on GPUs,” Proc. IEEE Int‟l Symp. Parallel Distributed Processing (IPDPS), pp. 1-9, Apr. 2010.
[12] E. Fysikopoulos, M. Georgiou, N. Efthimiou, S David, G. Loudos, and G. Mastopoulos, “Full Digital FPGA-Based Data Acquisition System for Dual Head PET Detectors”, IEEE Transactions on Nuclear Science, Vol. 61, NO. 5, Oct. 2014.
[13] Hong, S. Park, K-S, and Mun, J-H, “Design and Implementation of a High-Speed Matrix Multiplier Based on Word-Width Decomposition”, IEEE Transaction on Very Large Scale Integration (VLSI) System, Vol. 14, No. 4, 2006.
[14] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, “Digital Integrated Circuit : A Design Perspective, 2nd ed.”, Englewood Cliffs, NJ : Prentice-Hall, 2003.
[15] Datasheet of Delphino DSP Processor TMS320F2837. URL: http://www.ti.com/lit/ds/symlink/tms320f28377d.pdf