[1] Landauer .R, “Irreversibility and heat generation in the computing process”, IBM Research and Development, pp.183-191, 1961.

[2] Bennett C.H., “Logical reversibility of Computatio”, IBM Research and Development, pp 525-532, 1973.

[3] p.Vanusha, k.AmruthaVally, “Low Power Computing Logic Gate design using Reversible logic”, International Journal of Application or Innovation in Engineering &Management, Vol. 3, N0. 10, pp. 2319-4847, OCT 2014.

[4] Ch. Harish Kumar “Implementation and Analysis of Power, Area and Delay of Array, Urdhva, Nikhilam Vedic Multipliers “International Journal of Scientific and Research Publications, Volume 3, Issue 1, January 2013.

[5] Shri Prakash Dwivedi “An Efficient Multiplication Algorithm Using Nikhilam Method” 10 july 2013.

[6] Hemangi P.Patil ,S.D. Sawant“ Design and Implementation of Vedic Algorithm using Reversible Logic Gates”International Journal Of Engineering And Computer Science Volume 4 Issue 8 Aug 2015.

[7] Sonali S. Kothule1, Shekhar H. Bodake “High Speed, Low Power Vedic Multiplier Using Reversible Logic Gate” International Journal of Science and Research. Volume 5 Issue 9, September 2016.

8] G.Challa Ram “Area Efficient Modified Vedic Multiplier” 2016 International Conference on Circuit, Power and Computing Technologies [ICCPCT]2016.