[1] Pramod S P, Rajagopal A, Akshay S Kotain,”FPGA Implementation of Single bit error correction using CRC” International Journal of Computer Applications (0975 – 887)

[2] Shukla S, Bergmann N W. “Single bit error correction implementation in CRC-16 on FPGA” In: IEEE International Conference on Field-programmable Technology. Brisbane, Australia, 2004: 319-322.

[3] W.W Peterson, E. J. Weldon. “Cyclic Codes for Error Detection”. Second Edition Published by MIT Press, 1972 ISBN 0262160390, 9780262160391.

[4] K. Sam Shanmugam, John Wiley, ”Digital and analog communication systems”, 1996.

[5] Peterson, W. W. and Brown, D. T. “Cyclic Codes for Error Detection “Proceedings of the IRE 49: 228. doi: 10.1109/JRPROC.1961.287814, January 1961

[6] J.K. Wolf and D. Chun, “The single burst error detection performance of binary cyclic codes,” IEEE Trans. Commun., vol. 42,pp. 11-13, Jan. 1994

[1]. Anwar Ui Haque, Muhammad Saeed, Farhan Ahmed Siddiqui, “International Journal of Computer Applications (0975-8887)” volume 41-No.19,March 2012.

[2]. Tuan Ta, “A Tutorial on Low Density Parity -Check Code”, the university of Texas at Austin.

[3]. Geeta G Gurani, G.Senbagavalli, “FPGA implementation of GF(q) LDPC Encoder and Decoder using MD Algorithm” Dept. Of ECE, Prof.of ECE Dept. AMCEC, Bangalore.

[4]. Prajoy Podder, Tanvir Zaman Khan, Mamdudul Haque Khan “BER Performance Analysis Of OFDM-BPSK, QPSK,QAM over Rayleigh Fading channel and AWGN channel” Dept.Of ECE, Khulna University of Engineering &Technology, Khulna.