[1] R. Mullins, A. West, and S. Moore, “Low-latency virtual-channel routers for on-chip networks,” in Proc. 31st Annu. Int. Symp. Comput. Archit. (ISCA), 2004, p. 188.

[2] C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, “ViChaR: A dynamic virtual channel regulator for networkon- chip routers,” in Proc. 39th Annu. IEEE/ ACM Int. Symp. Microarchit., Dec. 2006, pp. 333–346.

[3] J. Meng, C. Chen, A. K. Coskun, and A. Joshi, “Run-time energy management of manycore systems through reconfigurable interconnects,” in Proc. 21st Ed. Great Lakes Symp. Great Lakes Symp. VLSI (GLSVLSI), 2011, pp. 43–48.

[4] L. Wang, P. Kumar, K. H. Yum, and E. J. Kim, “APCR: An adaptive physical channel regulator for onchip interconnects,” in Proc. 21st Int. Conf. Parallel Archit. Compilation Techn. (PACT), 2012, pp. 87–96.

[5] A. K. Mishra, N. Vijaykrishnan, and C. R. Das, “A case for heterogeneous on-chip interconnects for CMPs,” in Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA), 2011, pp. 389–400.

[6]  Y.-C. Lan, H.-A. Lin, S.-H. Lo, Y. H. Hu, and S.-J. Chen, “A bidirectional NoC (BiNoC) architecture with dynamic self reconfigurable channel,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 3, pp. 427–440, Mar. 2011.

[7] Zhiliang Qian, Syed Mohsin Abbas, Chi Ying Tsui, “FSNoC: A Flit-Level Speedup Scheme for Network-onChip Using Self-Reconfigurable Bidirectional Channels”, IEEE Transaction on VLSI Systems, Aug. 2014.

[8]  M. A. Al Faruque, T. Ebi, and J. Henkel, “Configurable links for runtime adaptive on-chip communication,” in Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), Apr. 2009, pp. 256–261. 

[9] M. H. Cho, M. Lis, K. S. Shim, M. Kinsy, T. Wen, and S. Devadas, “Oblivious routing in on-chip bandwidth-adaptive networks,” in Proc. 18th Int. Conf. Parallel Archit. Compilation Techn. (PACT), Sep. 2009, pp. 181–190.