[1] K. Nambe and F. Lombardi, ”Concurrent Error Detection of Binary and Nonbinary OLS Parallel Decoders”, IEEE Transactions on device and materials reliability, Vol. 14, No.1, March 2014.

[2] K. Namba and F. Lombardi, ”A novel scheme for concurrent error detection of OLS parallel decoders,” in Proc. IEEE Int. Symp. DFT VLSI Nano technol. Syst., New York, NY, USA, Oct. 2013.

[3] P. Reviriego, S. Pontarelli, and J. A. Maestro, ”Concurrent error detection for orthogonal Latin squares encoders and syndrome computation,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,vol. 21, no. 12 , Dec. 2013

[4] H. Y. Hsiao, D. C. Bossen, and R. T. Chien, ”Orthogonal Latin square codes,” IBM J. Res. Dev., vol. 14, no. 4, Jul. 1970.

[5] H. Naeimi and A. DeHon,”Fault secure encoder and decoder for nanomemory applications,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,vol. 17, no. 4, Apr. 2009.

[6] G. C. Cardarilli, S. Pontarelli, M. Re, and A. Salsano, ”Concurrent error detection in ReedSolomon encoders and decoder,” in IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,vol. 15, no. 7, Jul. 2007.

[7] J. E. Smith and G. Metze, ”Strongly fault secure logic networks,” IEEE Trans. Comput.,vol. C.27, no. 6, Jun. 1978.

[8] J. F. Wakerly, ”Error Detecting Codes, Self-Checking Circuits and Applications,”Amsterdam, The Netherlands: North Holland, 1978.