[1]Z. Babi‟c, A.Avramovi‟c, P. Buli‟c, “An iterative logarithmic multiplier” ELSEVIER publication 2011, pp. 0141-9331.

[2] Landauer .R, “Irreversibility and heat generation in the computing process”, IBM Research and Development, pp.183-191, 1961.

[3] Bennett C.H., “Logical reversiblility of Computatio”, IBM Research and Development, pp 525-532, 1973.

[4] P.Vanusha, k.AmruthaVally, “Low Power Computing Logic Gate design using Reversible logic”, International Journal of Application or Innovation in Engineering & Management, Vol. 3, N0. 10, pp. 2319-4847, OCT 2014.

[5] Ravish Aradhya H.V, Lakshmesha J, Muralidhara K.N, “Design optimization of Reversible Logic Universal Barrel Shifter for Low Power applications”, International Journal of Computer Applications, Vol. 40, No. 15, pp. 0975-8887, Feb 2012.

[6]P.K.LALA,J.P.PARKSON,P.CHAKRABORTY, “Adder Designs using Reversible Logic Gates”, WSEAS transaction on circuits and systems, Vol. 9, No. 6, ISSN 1109-2734, June 2010.

[7] Sanjeev Kumar Patel, VinodKapse, “Optimized Design and Implementation of an Iterative Logarithmic Signed Multiplier”, International Journal of Scientific & Engineering Research, Vol. 3, No. 13, pp. 2229-5518, Dec 2012.

[8]BhavaniPrasad.Y, Rajeev Pankaj.N, Samhitha.N.R, Shruthi.U.K, “Design of Reversible Multiplier by Novel ANU gate”, International Journal of Engineering and Technology, Vol. 4, No, 6, pp. 2049-3444, June 2014.

[9]PragyanParamita Mohantly1, Mrs.Annapurana K.Y.2, “FPGA Implementation of Iterative Log Multiplier using Operand Decomposition for Image Processing Application”, International Journal for Research in Applied Science and Engineering Technology, Vol. 2, No. 6, pp. 2321-9653, June 2014.

[10] Patricio Buli‟c*, ZdenkaBabi‟c and AleksejAvramovi‟c, “A Simple Pipelined Logarithmic Multiplier”, IEEE Transactions on Computers, pp. 978-1-4244-8935, Oct 2010.

[11] Arindam Banerjee*, SamayitaSankar, Mainuck Das and AniruddhaGhosh, “Design of Reversible binary Logarithmic Multiplier and Divider using Optimal Harbage”, International Journal of Advanced Computer Research, Vol. 5, No. 18. pp. 2277-7970, March 2015.

[12] Rakshith.T.R, Rakshith Saligram, “Design of High Speed Low Power Multiplier using Reversible Logic: a Vedic Mathematical Approach”, International Conference on Circuits, Power and Computing Technologies, pp.4673-492, ICCPCT-2013.

[13] Kavyashree M S, Praveen Kumar Y G, Dr.M.Z. Kurian, “A Survey on Reversible Logic Based Logarithmic Multipliers”, National Conference on Recent Trends in Information and Communication Technology, ISBN: 978-81-927765-3-8, PP:40-42, April-2016.