[1]. e. atoofian, s. hatami, z. nawabi, m. alisaface and a. afzali-khusa ― a new power scan path architecture‖

[2]. the national technology road map for semiconductor (its). Semiconductor industry association.

[3]. dr. k.gunavathi, dr. k. paramshivam, ms p. subashini lavanya, m. umamageswaran, ― a novel bist tpg for testing of vlsi circuit. A

[4]. Mohammad tehranipoor, mehrdad nourani, nisar ahmed‖, low transition lfsr for bist based applications‖.

[5]. Michael n. bushnell, vishwani d. Agawam‖, essential of electronic testing for digital memory and mix signal vlsi circuits

[6]. fulvio corno, paolo prinettom, matteo sonzar eorda ―testability analysis and atpg on behavioral rt-level vhdl‖.

[7]. f.corno, p. prinetto, r.rebuadengo, m.sonza reorda‖ a test pattern generation methodology

[8]. Jinkyu lee and nur a. touba," lfsr-reseeding scheme achieving low-power dissipation during test," ieee transactions on computer- aided design of integrated circuits and systems.

[9]. shines malliyoor, chao you," comparison of hardware implementation and power consumption of low-power multiple output linear feedback shift register,".

[10]. yervant zorianl, sujit dey, michael j. rodgers "test of future system-on-chips"iccad.